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ABSTRACT 
We present a fast, energy-efficient nano-thermomechanical encoding scheme for digital 
information storage and retrieval. Digital encoding processes are conducted by the bistable 
electrothermal actuation of a scalable nanobridge device. The electrothermal energy is highly 
concentrated by enhanced electron/phonon scattering and heat insulation in a sub-100 nm 
metallic layer. The efficient conversion of electrothermal energy into mechanical strain allows 
digital switching and programming processes within 60 nanoseconds at 0.75 volts with a 
programming energy of only 54 picojoules. Furthermore, this encoding scheme together with 
the thermally robust design enables data-retention at temperatures up to 400 °C. These results 
suggest that the proposed nano-thermomechanical encoding method could contribute to low-
power electronics and robust information storage/retrieval systems. 
KEYWORDS  
Nanoelectromechanical System (NEMS), nanomechanical encoding, non-volatile memory, high 
temperature, low-voltage electrothermal actuation, Joule heating, Wiedemann-Franz law  
 
  
Page 2 of 32
ACS Paragon Plus Environment
ACS Nano
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
 3
The development of micro- and nano-electromechanical systems
1,2
 typically relies on an 
electromechanical transducer, which is the core component for the conversion of electrical 
energy into mechanical energy. The electrothermal transducer has been one of the popularly 
used manipulating techniques in microelectromechanical systems (MEMS)
3-5
 and in 
nanoelectromechanical systems (NEMS), including nanomechanical resonators.
 6-8
 However, its 
high power consumption is regarded as a considerable drawback:
 9
 the generated thermal 
energy can easily escape to the thermal sink due to the high thermal conductivity of the 
resistive matter. This makes such devices impractical for use in various integrated-circuit (IC) 
applications, whereas piezoelectric
10
 or electrostatic actuators
11-14
 have been relatively well 
established in emerging NEMS approaches for IC applications
15
 emphasizing their great 
potential for low voltage operation
10,16
 and low power consumption.
17-20
   
With nanofabrication technologies pushing deep into the sub-micrometer size regime, it has 
been found that the thermal properties of nanoscale structures are different from macro- and 
microscale systems. For instance, compared to bulk thermal conductivity values at room 
temperature, the thermal conductivities of nanowires are lower;
 21
 the theoretical explanation of 
this interesting phenomenon is generally understood to be due to the scattering of electrons and 
phonons at surfaces, and by grain boundaries.
22 
A similar concept has commonly been invoked 
in many thermoelectric devices
23,24
 to achieve efficient thermal concentration by reducing the 
thermal-loss mechanisms.
25 
However, it has not been established whether the enhanced thermal 
properties in nanoscale systems can be incorporated into electro-thermo-mechanical 
transducers or emerging nanomechanical devices for IC applications.
15 
If the enhanced thermal 
concentration can be achieved with low-power dissipation and somehow causes permanent 
mechanical deformation of nanostructures, then it is possible to suggest an efficient 
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nanomechanical encoding scheme similar to the operation of one-time programmable (OTP) 
devices.  
    In practice, semiconductor one-time programmable (OTP) memories (e.g. anti-fuse and fuse) 
have been widely used in radio-frequency identification (RFID) tags
26
 and field-programmable 
gate array (FPGA)
27
 applications because they provide the simplest device architecture, 
enabling low-cost fabrication,
28
 whereas re-programmed memory technologies require 
sophisticated device architecture and complex fabrication.
29,30 
The most commonly used OTP 
architecture is an anti-fuse
31
 memory device that relies on the breakdown of metal-insulator-
metal or diode structures. The main drawback is, however, high leakage power
32
 resulting from 
inherent tunneling current in semiconductor systems. Moreover, its high programming energy, 
low on/off ratio, operating temperature, and high readout voltage need to be improved to 
expand its applications.  
   Here we describe the development of a nanomechanical encoding method using enhanced 
thermal concentration technique that addresses many of the challenges above. We combine a 
nanomechanical metallic transducer and its electrothermal interaction, which provides 
enhanced electro-thermo-mechanical effects. This enhancement enabled us to highly 
concentrate the thermal energy on a scalable nanomechanical structure while minimizing power 
consumption. The resulting enhanced temperature and corresponding strain yielded a robust 
electromechanical contact that can program and store digital information.  As a result, we 
present an energy-efficient nanomechanical encoding technique that is thermally robust 
(400°C) while being accessible at fast speed (60 ns), low bias voltage (sub-1-V), and low 
power consumption (54 pJ). In this study, we investigated a theoretical model of electro-
thermo-mechanical actuation and demonstrated that the reliable and robust electrical properties 
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of the device can be attributed to the intimate coupling between mechanical actuation and the 
engineered thermal properties of nanostructures. 
RESULTS AND DISCUSSION 
    Figure 1a shows a scanning electron microscope (SEM) image of the fabricated device. 
The device employs a cross-point architecture,
33,34
 which has a scalability advantage in terms of 
storage density. The fixed-fixed beam structure has dimensions of 1.25 µm (length) by 200 nm 
(width) by 40 nm (thickness), and tungsten, which has an extremely high melting point 
(3370 °C), is used as a structural material. We fabricated the device on an 8-inch silicon wafer 
using a well-established IC manufacturing process to permit facile systematic integration with 
standard electronics. As fabricated, the current path from the suspended electrode to the bottom 
electrode is completely disconnected because of the air-gap separation of over 20 nm. Unless 
mechanical contact is made, no current flow can be observed between the two electrodes 
(digital “0”, Fig. 1b). However, when voltage is applied across the ends of the suspended 
electrode, the corresponding resistive (Joule) heating begins to induce a temperature increase, 
which results in mechanical buckling that establishes the current path from the suspended 
electrode to the bottom electrode (digital “1”, Fig. 1c).  A lateral schematic view of the device 
architecture and the simplified fabrication process are shown in Fig. 1d and e (see the 
Supporting Information for details of the fabrication process). 
For reliable electrical operation, it is important that the buckling should always be directed 
downward. To ensure consistent downward buckling, we engineered an intrinsic residual stress 
on the tungsten layer to generate a slightly downward deformation in the suspended 
nanostructure to function as a buckling trigger. In principle, a residual compressive stress and a 
positive stress gradient in the fixed-fixed beam structure are responsible for initiating the 
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downward buckling. Because the width of the suspended electrode is at least five times greater 
than its thickness, a displacement in the lateral direction can reasonably be ignored. We used 
the sputtering method to obtain suitable deposition conditions in which the stress was 
independently evaluated using a wafer-curvature method.
35
 This technique is based on Stoney’s 
equation,
36
 which calculates the thin film stress by measuring the change in the curvature radius 
of the substrate after deposition of the metal film. In practice, the residual compressive stress 
(2.5 GPa) of the tungsten film induces an initial downward deformation of the structure of 
approximately 35 nm. Because environmental temperature variations can cause undesirable 
mechanical contact due to thermal expansion, the device is designed to have a sufficiently large 
air gap of more than 20 nm (the thickness of the total sacrificial layer is greater than 55 nm) 
and a sufficiently high spring constant (86 Nm
-1
) to ensure high-temperature stability. In 
addition, this enhancement of the mechanical reliability of the device is expected to decrease 
the risk of stiction failure, which is often induced by competition between the restoring force 
and the capillary force while removing the sacrificial layer. As a result of developing a stable 
fabrication process with a high yield, even without applying a critical point drying process we 
were able to perform a statistical analysis of hundreds of devices.  
The typical current-voltage characteristics of a fabricated device are shown in Fig. 2a. To 
insure consistent testing conditions, all measurements were performed in a vacuum chamber 
(<3 mTorr) with an electrical shielding. The operation modes can be classified into two 
different types according to the electrical operation: (1) a one-time-programmable memory 
mode (the dashed black line) and (2) the traditional reversible switching mode (the solid red 
line). IRD denotes the read current (crossover current) flowing from the suspended electrode to 
the bottom electrode via the contact interface, and Vg denotes the gate voltage that is applied 
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across two ends of the suspended electrode. In the sub-threshold regime of 0 < Vg < 0.75 V, the 
crossover current (IRD) is identical to the noise reference of the open-pad measurement (10
-15
 – 
10
-13
A), whereas when Vg is raised above a threshold voltage VTH of 0.75 V, an abrupt current 
jump (the sub-threshold slope SS = 1.43 mVdec
-1
) is observed, which indicates that mechanical 
contact has been made between the suspended electrode and the bottom electrode. Once the 
crossover current begins to flow from the top electrode to the bottom electrode, the magnitude 
of the crossover current plays a key role in determining the operation mode. The current flow 
essentially increases the local temperature at the physical contact point by Joule heating, 
allowing for the rearrangement of atoms on the hot interface. The local heating and the electric 
current can promote the material migration and consequent bonding process. While previous 
nanowelding techniques used laser heating
37
 or thermal heating
38
 throughout a large substrate 
to create massive interconnection networks, our system can manipulate individual 
interconnections on integrated devices by controlling bias conditions.  For example, if a 
sufficiently high crossover current IRD is allowed (~ 1 mA) to flow through the contacting point, 
the top and bottom electrodes are bonded together coalescing crystallized tungsten at the 
interface. If the adhesion force caused by strong atomic binding dominates the restoring spring 
force of the nanobridge structure, the device does not return to the initial state even after the 
electrical bias is removed. Consequently, the device operates in memory mode (the dashed 
black line) and traces a clear hysteresis curve that represents one-time-programmable non-
volatile memory behavior. In contrast, if the external current compliance is approximately 10 
nA or below, the device exhibits the reversible switching operation (the solid red line) without 
forming a permanent contact. By comparing these two modes in the same device and separately 
visualizing the mechanical actuation in the switching operation, we could infer that the 
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mechanical actuation and nanowelding process occurred consecutively in a single encoding 
process.  
To understand the underlying thermal interaction in the nano-thermomechanical actuation, 
we investigated the relation between the resistive (Joule) heating process and the thermal 
expansion based on a simplified analytical model and a finite-element-method (FEM) 
simulation. Importantly, if merely the bulk properties of the material are adopted, a significant 
deviation arises between the theoretical analysis and the experimental result. Because the 
thickness of our nanostructure is in the mesoscopic range (1.5 – 100 nm), which is comparable 
to the electron mean free path, the size-dependent electron-phonon effect should be considered; 
this effect gives rise to a decrease in thermal conductivity. The thermal conductivity κ and the 
electrical conductivity σ  are coupled via the Wiedemann-Franz law κ / σ = LT, where L is the 
Lorenz number and T is the absolute temperature.
39
 The electrical conductivity (3.9 × 10
6
 Sm
-1
) 
was determined from experimental measurements (see the Supporting Information), and the 
corresponding thermal conductivity was calculated using the Wiedemann-Franz law with the 
inclusion of a phonon-corrected Lorenz number for tungsten film.
40
 The reduced thermal 
conductivity (26 Wm
-1
K
-1
) is approximately one-seventh of the conductivity of the typical bulk 
material (175 Wm
-1
K
-1
) and can be understood as an effect of the scattering of electrons and 
phonons at the surfaces and grain boundaries of a metallic thin film.
41
  
Using the empirical thermal conductivity of our nanoscale structure, we developed a one 
dimensional (1-D) theoretical model which predicts the mechanical displacement of a 
suspended nanobeam as a function of electrical input power. The model estimates the 
downward displacement of a fixed-fixed beam structure by combining a resistive heating model 
Page 8 of 32
ACS Paragon Plus Environment
ACS Nano
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
 9
with reduced thermal conductivity (26 Wm
-1
K
-1
) and the temperature-voltage relationship; this 
results in the thermal expansion of the beam length (∆).  The threshold voltage (VTH) was 
defined as the vertical displacement that exceeds the height of the initial air gap. In this way, we 
obtained a simple analytical expression of the VTH as a function of the dimensional parameters. 
A detailed description of the model derivation is given in the Supporting Information.   
Our theoretical model, which accounts for the reduced thermal conductivity (26 Wm
-1
K
-1
), 
was well matched to the experimental data points.  In Fig. 2b, the VTH is plotted as a function of 
the beam length (L) and the beam width (W). The dashed blue line represents the theoretical 
prediction when the W is 300 nm, and the solid red line represents the predicted value when the 
W is 200 nm. This characteristic implies that the VTH can be tailored by determining the 
dimensions of the nanostructure, and enables multi-threshold voltage engineering for a given 
fabrication process.  
Moreover, ultra-low-voltage operation is also achievable. In the experimental results, VTH 
were measured between 1~1.25 V when the width of the suspended beam was 300 nm, and it 
exhibited a VTH of around 0.6 V ~ 0.75 V when the width of the suspended beam was 200 nm. 
As the model predicted, our nano thermomechanical encoding method enabled sub-1-volt 
operation. This performance metric is comparable to state-of-the-art techniques such as those 
reported by Usama et al.,
10
 or in our previous work.
42
 In addition, the structural design and 
fabrication process is less complicated than previous methods.    
After the programing process, the actual thermal expansion and mechanical deformation of 
the suspended beam was investigated using cross-sectional transmission-electron-microscopy 
(TEM) images (Fig. 2c). Because of the residual stress in the tungsten film, the suspended 
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beam had an initial downward bend, even in the OFF-state. This true curvature of the beam was 
included in the three-dimensional (3-D) FEM model. The 3-D simulation reasonably predicted 
the temperature profile across the nanostructure, and the displacement, by taking into account 
parasitic components such as the electrical leads and peripheral electrodes connected to both 
ends of the suspended nanobeam. 
Fig. 3a presents the temperature distribution at the applied voltage of 0.75 V, and the beam 
profile as a function of voltage. The temperature of a local suspended region can be increased 
to 1100 K at an applied voltage of Vg = 0.75 V with a current density of 3.75 × 10
7
 Acm
-2
. Then, 
the corresponding downward displacement is 23 nm.  These values closely match our 
experimental results for the same bias condition, and are consistent with our 1-D theoretical 
model (see the Supporting Information, Fig. S4).  
Using this simulation model, we examined the influence of the different thermal 
conductivities on the actuation characteristics, and the equilibrium temperature for the given 
input power. Figure 3b shows the relationship between the beam displacement and the input 
electrical power. Our thermomechanical system with the enhanced thermal property (σ =26 
Wm
-1
K
-1
) required only 0.18 mW to achieve 20 nm of displacement, whereas the device with 
the bulk thermal property (σ =174 Wm
-1
K
-1
) required 0.50 mW to reach the same displacement. 
This implies that the enhanced thermal property of the nanostructure enables the efficient 
conversion of electrical power to thermal expansion. The reduced thermal conductivity in the 
nanoscale metallic structures causes heat accumulation due to thermal isolation, resulting in 
efficient temperature increase.  
In Fig. 3c, the suspended nanostructure with a thermal conductivity of 26 Wm
-1
K
-1
 (the solid 
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red line) exhibited rapid temperature increases as a function of input power. In the temperature 
analysis, we found that the thermal energy generated by resistive heating cannot easily escape 
to the thermal sink because of the low thermal conductivity of the conduction path; in the 
suspended structure in particular, the conductive heat loss through the anchoring pad accounted 
for the majority of the total energy loss. Consequently, this excellent thermal isolation means 
that the nanomechanical device can reach its critical temperature with relatively low electric 
energy; in other words, the mechanical structure can be efficiently driven under the given 
electrical conditions.  
Next, we investigated the thermal interaction at the contact interface in the high-crossover-
current case. Under typical programing conditions (VTH < Vg <1.5 V, IRD = 1 mA), the 
suspended top electrode and the bottom electrode form a permanent contact which represents 
the programmed state of the nano-thermomechanical encoding scheme. The SEM image in Fig. 
4a shows the overall features of the programmed device after the nano-thermomechanical 
encoding process. To conduct atomic-scale characterization of the contacting interface, a cross-
sectional specimen of the programmed device was cut out using focused ion beam (FIB) 
machining, and examined by TEM  (Fig. 4b). Although the contact interface appears to have a 
separate structure in the low magnification TEM image, it is actually filled with low-density 
tungsten at the critical contact spot, as indicated in the zoomed-in image (Fig. 4c and Fig. S5). 
Interestingly, the tungsten atoms at the critical contact spot exhibited a crystalline structure 
that was different from its native structure (Fig. 4d). As fabricated, our tungsten layer had a 
randomly oriented polycrystalline structure with weak crystallinity, whereas in the programmed 
state, we observed that the crystalline structure in a local region was reoriented along a 
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preferred crystal orientation of [210] (Fig. 4e), which was clearly distinguishable from a 
randomly oriented crystal structure of native tungsten layer found in the suspended region or 
the bottom electrode of the same device (Fig.  S6). By investigating a few samples, we found 
that approximately 20% of the bottom electrode was reoriented in a preferred oriented crystal 
direction while forming a crystalline tungsten column with a diameter of 50 – 100 nm. This 
crystalline reorientation, which was observed across the entire contact interface, led us to 
believe that in this device architecture, the thermal and electrical energy flowed through a large 
effective contact area rather than atomic-scale asperities. 
The highly stable and reproducible I-V characteristics observed in the electrical 
measurements can be also explained by the uniform contact interface indicated in the atomic-
scale TEM analysis. Figure 5a presents the log I-V plots derived from the programmed state 
and un-programmed state of 10 different devices, which were fabricated with an identical 
layout. The crowded data points of the programmed state indicate the consistency of the 
thermomechanical programming process. Although the programmed states were generated by a 
mechanical contact, they exhibited nearly identical electrical features from device to device. In 
view of this fact, we believe that the concentrated thermal energy is responsible for the 
crystalline arrangement at the critical contact point and leads to a reliable programming process 
with consistent electrical contact properties. If the current and thermal energy flowed through 
many distributed asperities without crystalline arrangement, the electrical characteristics should 
dynamically vary depending on the single dominant atomic contact and present large variation 
in the readout current IRD.  
As mentioned above, our nanomechanical device can be programmed by applying a single 
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voltage pulse to the gate while holding the other electrodes at 0 V (or ground). The read current 
IRD is measured afterward to ensure that the device has indeed responded to a certain pulse 
width and been programmed.  For example, the permanent contact was not activated with a 
pulse width below 50 ns, whereas the device was encoded by pulse widths larger than 60 ns, 
which indicates the minimum programing time (Fig. 5b). The minimum programming time of 
our nano-thermomechanical encoding process is comparable to the programming speed of 
conventional electronic data-storage systems. Table 1 briefly summarizes performance factors 
of various non-volatile memories and one-time programmable memories along with our work. 
Although the programming process in our system is based on resistive thermal actuation, the 
required  energy is only 54 picojoules (pJ) per bit.  The energy (E) was calculated from the 
electric energy and power equation
43
 E=P∆t, where the programming power (P) was the 
product of the driving current (I=1.2mA) and the pulse voltage (V=0.75V). In this condition, 
the required programming pulse width (∆t) was 60 nanoseconds (ns). 
To study high temperature properties, we verified that the electrical state of the 
programmed/un-programmed devices is consistently preserved even after baking at 400 °C in 
N2 atmosphere. The thermal stability of the mechanically programmed digital information is 
illustrated in Fig. 6a. In the 400 °C condition, we demonstrated that 100% (60/60) of the 
devices could retain their initial states without any electrical degradation. Although our 
theoretical model suggests that the maximum temperature can be extended to 700°C (see the 
Supporting Information, Fig. S7), 26.7% (19/71) of the devices failed to retain the expected 
data at 500°C. It may indicate that fabrication improvement and design optimization would be 
necessary in the further study.  
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Nonetheless, these measurement results are meaningful in two respects: first, high-
temperature data storage, which is an essential component of a high-temperature logic device, 
has been demonstrated; our method for overcoming the electronic limitations of this task 
suggests that a nanomechanical approach may offer a viable solution for surpassing the current 
temperature limits of electronic data storage. Second, the excellent electrical performance 
achieved by concentrating the electrothermal energy leads us to believe that the critical 
disadvantage of the thermal actuation method, namely, its extremely high energy consumption 
in microsystems, can be effectively compensated when the system is scaled down, thereby 
enabling efficient and reliable actuation in nanomechanical systems. 
 
CONCLUSIONS  
The present technique and the results of its experimental investigation provide prospects for 
implementing a robust, high-temperature, and fast operating nanomechanical system for 
applications in digital data storage and encoding. In combination with an efficient energy-
concentration method based on the scattering of electrons and phonons in nanostructures, we 
present a nanoscale electrothermal actuator that is able to operate with low-voltage and low-
power specifications that can be conveniently incorporated into conventional integrated-circuit 
technologies. To establish the feasibility of this technology, we demonstrated the operation of a 
nanomechanical data-storage device at temperatures of up to 400 °C, which is not accessible to 
conventional semiconductor-based solid-state electronics. In this regard, the high robustness 
and co-integration ability of the proposed method offers a promising pathway toward realizing 
a complex information processing system that is suitable for operation under extremely harsh 
conditions, such as those found in aerospace, geothermal and automotive applications.  
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METHODS  
Electrical measurement. The low noise I-V measurements were performed on a shielded 
vacuum probe station (MSTECH, Vacuum Chamber M6VC) with a semiconductor parameter 
analyzer (Agilent, 4156C). Three-terminal tungsten electrodes (100 µm × 100 µm) were probed 
by bending-type gold tips (MSTECH, M5BG; leakage ~10 fA). In order to eliminate the 
current noise (pad-to-pad leakage current) induced from water condensation on a sample 
surface, all devices were kept in a vacuum container (~10 mTorr) before measurements. The 
programming time and cyclic characteristic were measured with a semiconductor device 
parameter analyzer (Agilent, B1500A) using script control.   
High-resolution electron microscopy.  For the TEM sample preparation in Fig.3, we first 
electrically programmed a device, and amorphous carbon was subsequently coated (Gatan, 682 
PECS) to clearly distinguish the device feature from the platinum layers which serve as a 
protecting mask during the ion-milling process. The specific section of interest that is adjacent 
to the critical contact spot was thinned by focused ion beam milling (Hitach, FB-2100) and 
lifted-out (FEI, Nova-200) to form a TEM lamellae. The TEM investigation was performed on 
a high resolution electron microscope (JEOL, JEM-3011 HR). The images were analyzed using 
a commercial software (Gatan, DigitalMicrograph). 
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Table 1. Performance comparison of non-volatile memories   
 
NAND 
Flash43-46 
PCM*47-52 
Anti-fuse 
OTP**53-56 
WORM***57-59  
Mechanical 
OTP60  
This work 
Principle 
Floating 
gate 
Phase 
change 
material 
oxide 
breakdown 
conductivity 
change, printable 
organic materials 
mechanical  
encoding, 
electrostatic 
mechanical 
encoding, 
electro-thermal 
Programming 
Number 
105 108 1 1 1 1 
Programming 
Voltage (V) 
15-20 V 4.6 V 4.5 V 3.2 V  6 V 0.75 V 
Programming 
Power (W) 
20-50 mW 1.2 mW - 96 mW  6 mW 0.9 mW 
Programming 
Time (sec) 
20-200 µs 50-100 ns 200 µs  130 ms  700 ns 60 ns 
Temperature < 200 °C < 200 °C 150 °C  120 °C   400 °C 
Programming 
Energy (Joule) 
100pJ -1 nJ 10-100 pJ 1.5 nJ  10 -15 mJ  4.2 nJ 54 pJ 
* PCM: phase change memory 
** OTP: one-time programmable memory 
*** WORM: write-once read many-times memory, typically indicates one-time programmable memory built by 
organic material technologies 
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Figure 1. Nanomechanical device and operating principles. (a) An SEM image of the fabricated device. 
(b) As fabricated, electrical current cannot flow across the air gap between the top electrode and the bottom 
electrode. This configuration corresponds to the un-programmed (“0”) state. (c) Thermal expansion induced 
by the Joule heating process results in downward buckling. Once the buckled structure makes physical 
contact with the bottom electrode, the device is in the programmed (“1”) state. The programmed state of 
the memory device can be read by measuring the current flowing from the top electrode to the bottom 
electrode.  (d) A schematic of the lateral view of a device before the sacrificial layer removal. (e) Air gap 
formation after the sacrificial oxide removal.  
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Figure 2. Nano-thermomechanical switching and programming characteristics. (a) I-V curves for 
the two operation modes, which correspond to a one-time-programmable memory operation (the dashed 
black line) and a reversible switching operation (the solid red line). (b) The operation voltage VTH relative to 
the device dimensions. The blue dots and red dots correspond to the VTH values measured for devices with 
widths of 300 nm and 200 nm, respectively. The error bars represent standard deviations (the total number 
of measurements = 85). The dashed blue line (W = 300 nm) and the solid red line (W = 200 nm) 
correspond to the one-dimensional simplified model in which the concentrated electrothermal energy of the 
nanostructure, which originates from electron and phonon scattering, is considered. (c) TEM images of the 
device in the OFF/ON states.  
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Figure 3. Temperature simulation and the influence of thermal conductivity on the nano-
thermomechanical encoding process. (a) Temperature distribution at the turn-on voltage (VPG=0.75 V). 
Colored curves indicate beam profile and displacement. (b) The maximum beam displacement as a function 
of input electrical power. Note that touch-down occurs when the displacement exceeds about 20 nm. The 
device with the enhanced thermal property (red line, σ =26 Wm-1K-1) shows efficient actuation in 
comparison with the bulk thermal property (blue line, σ =175 Wm-1K-1). (c) FEM-simulated temperature with 
respect to the input electrical power.  
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Figure 4. Nano-thermomechanical encoding process and the contacting interface. (a) A SEM image 
of the nanomechanical device after the encoding process. (b) The cross-sectional TEM image of the contact 
structure after the nano-thermomechanical programming process. The scale bar is 100 nm. (c) A magnified 
TEM image of the contact interface indicated by the dotted box in (b). The periodic line pattern between the 
dotted lines indicates the low-density crystalline tungsten. (d) Rearrangement of the tungsten crystal at the 
critical contact spot.  (e) The preferred crystal direction [210] alignment of the reoriented tungsten lattice at 
the critical contact spot (insets: FFT patterns). This local rearrangement of the crystal structure is evidence 
of the influence of high temperatures during the thermomechanical programming process.  
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Figure 5. I-V characteristics of the programmed device and the programming speed. (a) The 
device-to-device variation of the programmed state and the un-programmed state. On/off ratio exceeds 109. 
Data were measured for 10 identical devices with the same dimensions. The solid gray line is a 
representative curve, and the error bars represent the mean standard deviation (n = 10). (b) Our 
programming-time measurement. The programming process was investigated by modulating the pulse width 
of the programming voltage. The minimum pulse width needed to activate a permanent contact corresponds 
to the programming time. For instance, a permanent contact was not activated by a pulse width below 50 
ns. In addition to the highly consistent and controllable electrical property, the thermomechanical 
programming process offers rapid programming speed with efficient energy consumption. The 
thermomechanical programming of this device can be achieved within 60 nanoseconds (ns), including the 
mechanical motion and the thermal-assisted bonding process. The programming time was assessed by 
modulating the pulse width of a programming voltage; the minimum pulse width which activates the 
permanent contact corresponds to the minimum programming time.  
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Figure 6. High-temperature stability of the programmed data. The upper panel contains histograms of 
the read currents from the samples prior to baking, and the solid lines represent fits to the experimental 
data with a normal Gaussian distribution. The read voltage VRD was 0.3 V. The lower panel contains 
histograms of the read currents from the samples after baking. The thermal baking was performed in 
ambient N2 at 400 °C for 30 min. The data were acquired from 60 different devices.  
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